Fig. 1

20

Hardware Accelerator

10

Host Workstation

Control Program

11

Data Buffer

13

12

14

30

Design
Under
Verification
(DUV)

54

55

56

40

Protocol Interface Logic

Memory
Address
Block

45

Read
Data
Block

46

Read/Write
Control
Block

44

53

Command
Decode
Block

43

State
Control
Block

42

51

52

50

57

Data Buffer

21

22

23

Packet
I/O
Block

41

Fig. 2A

Fig. 2B

Data Buffer ~ 21

PIN<54:0>

POUT<54:0> ~ 22

23

Packet I/O Block

DATA ID END CMD TAG

~ 80

NEWIN ~ 83

XOR ~ 82

~ 81

CMD<2:0>
END
ID<1:0>
DIN<47:0>

~ 50

41

DATA UNUSED TAG

0

~ 84

NOT ~ 85

DOUT<47:0>

NEWOUT ~ 86

57

Fig. 3

46

DOUT<47:0>

57

Read Data Block

MRS

RRDS<1:0>

93

0
1
2

RRD0<47:0>
RRD1<15:0>
RRD2<31:0>

0
1

95

94

MRDS

MRD0<39:0>
MRD1<17:0>

53

56

56

53

56

Fig. 5

45

92

+1

MAD<13:0>

55

91

1
0

MAD

90

Memory Address Block

DIN<13:0>

MADS

MADE

50

53

Fig.4

54

DATA	ID	END	CMD	TAG	
	7	5	4	1	0
DATA	ID	END	CMD	TAG	
-	-	-	0/1	Tag	NOP
Write Data	Rid	-	2	Tag	WR
-	Rid	-	3	Tag	RR
Start Address	Mid	-	4	Tag	SWM
Write Data	-	End	5	Tag	WM
Start Address	Mid	-	6	Tag	SRM
-	-	End	7	Tag	RM

Fig. 6

Fig.7

Fig. 8

Fig. 9

REGS = (CMDWR + CMDRR) * STATENM

RWE0 = CMDWR * STATENM * (ID == 0)

RWE0 = CMDWR * STATENM * (ID == 1)

RWE2 = CMDWR * STATENM * (ID == 2)

MEMS = STATEMW + STATEMR

MWE0 = CMDWM * STATEMW * (MID == 0)

MWE1 = CMDWM * STATEMW * (MID == 1)

MRS = MEMS

MADS = CMDSWM + CMDSRM

MADE = (MEMS + MADS) * STATENM

NOUT = CMDRR * STATENM + CMDRM * STATEMR

REGS
RWE0
RWE1
RWE2
MEMS
MWE0
MWE1
MRS
MADS
MADE

NEWOUT

NOUT

ID<1:0>
MID
STATENM
STATENM
STATENM
CMDWR
CMDSWM
CMDRR
CMDWM
CMDSRM
CMDRM

Read/Write Control Block

Fig.10

CYCLE	N	N+1	N+2	N+3	N+4	N+5
NEWIN	1	1	0	1	1	0
CMD	WR	WR	-	WR	WR	-
DIN	A	B	-	C	D	-
REG	-	A	B	-	C	D

Fig.11A

CYCLE	N	N+1	N+2	N+3	N+4	N+5
NEWIN	1	-	-	1	-	-
CMD	RR	-	-	RR	-	-
REG	A	A	-	B	B	-
POUT(DATA)	-	A	A	A	B	B
TRANSFER	-	-	A	-	-	B

Fig.11B

CYCLE	N	N+1	N+2	N+3	N+4	N+5
NEWIN	1	1	1	0	1	0
CMD	SWM	WM	WM	-	WM	-
DIN	10	A	B	-	C	-
MAD	-	10	11	12	12	13
MEM	-	A	B	-	C	-

Fig.11C

140
141
142
143
147
148

CYCLE	N	N+1	N+2	N+3	N+4	N+5	N+6
NEWIN	1	1	0	0	1	0	0
CMD	SRM	RM	-	-	RM	-	-
DIN	10	-	-	-	-	-	-
MAD	-	10	11	11	11	12	11
MEM	-	A	-	-	B	B	-
POUT(DATA)	-	-	A	A	A	B	B
TRANSFER	-	-	-	A	-	-	B

Fig.11D

140
141
142
143
147
148
145
146

Start 〜 150

Compile the design in HDL files to create a netlist. 〜 151

Compute the protocol field sizes from the netlist. 〜 152

Synthesize the protocol interface logic into the netlist. 〜 153

End 〜 154

Fig.12

Start ～171

153

createPacketIoBlock(Nsl. Nd) ～172

createCommandDecodeBlock( ) ～173

createStateControlBlock( ) ～174

createMemoryAddressBlock(Ma) ～175

createReadDataBlock(Nd) ～176

createReadWriteControlBlock(Nsl. Nr. Nm) ～177

if (Nr > 0) modifyReqBlockInDuv( ) ～178

if (Nm > 0) modifyMemBlockInDuv( ) ～179

End ～180

Fig.14

Start ～160

152

Nr = countNumOfReqs( ) ～161

Nm = countNumOfMems( ) ～162

Ns = max(Nr. Nm) ～163

Nsl = ceil(log2(Ns)) ～164

Rd = findWidestReqData( ) ～165

Md = findWidestMemData( ) ～166

Ma = findWidestMemAddress( ) ～167

Nd = max(Rd. Md. Ma) ～168

sizeTag = 1;
sizeCmd = 3;
sizeEnd = 1;
sizeId =- Nsl;
sizeData = Nd; ～169

End ～170

Fig. 13

Start ⌇190

Load DUV into the hardware accelerator ⌇191

Setup the communication channel with DUV ⌇192

Load initial data into registers and memories ⌇193

Simulate DUV ⌇194

Unload results from registers and memories ⌇195

Check simulation results ⌇196

End ⌇197

Fig.15

```
1   #define CMD_NOP 0    /* no operation       */
2   #define CMD_WR  2    /* write register      */
3   #define CMD_RR  3    /* read register       */
4   #define CMD_SWM 4    /* select write memory */
5   #define CMD_WM  5    /* write memory        */
6   #define CMD_SRM 6    /* select read memory  */
7   #define CMD_RM  7    /* read memory         */
8
9   #define uint unsigned int
10
11  int sizeId;    /* size of ID field in bits */
12  int sizeData; /* size of DATA field in bits */
13
14  uint tagOut = 0;   /* outgoing packet tag */
15  uint tagIn = 0;    /* incoming packet tag */
16
17  uint * packetOut;   /* outgoing packet */
18  uint * packetIn;    /* incoming packet */
19
20  extern void put_bits( uint *packet, int pos, int size, uint data );
21  extern void get_bits( uint *packet, int pos, int size, uint *data );
22  extern void copy_to_dbuff( int size, uint *packet );
23  extern void copy_from_dbuff( int size, uint *packet );
24  extern void transfer_to_haccel( int size );
25  extern void transfer_from_haccel( int size );
26
```

Fig.16

```
30   void sendPacket( uint cmd, uint end, uint id, int ds, uint data )
31   {
32       ps = 5 + sizeId + ds;
33       tagOut = tagOut ^ 1;
34       put_bits( packetOut, 0, 1, tagOut );
35       put_bits( packetOut, 1, 3, cmd );
36       put_bits( packetOut, 4, 1, end );
37       put_bits( packetOut, 5, sizeId, id );
38       put_bits( packetOut, 5+sizeId, ds, data );
39       copy_to_dbuff( ps, packetOut );
40       transfer_to_haccel( ps );
41   }
42
43   void receivePacket( int ds, uint *data )
44   {
45       ps = 5 + sizeId + ds;
46       while ( 1 ) {
47           transfer_from_haccel( ps );
48           copy_from_dbuff( ps, packetIn );
49           get_bits( packetIn, 0, 1, &tag );
50           if ( tag != tagIn ) break;
51       }
52       tagIn = tag;
53       get_bits( packetIn, 5+sizeId, ds, data );
54   }
55
```

Fig.17

```
60   void writeReg( uint rid, int ds, uint data )
61   {
62       sendPacket( CMD_WR, 0, rid, ds, data );
63   }
64
65   void readReg( uint rid, int ds, uint data )
66   {
67       sendPacket( CMD_RR, 0, rid, 0, NULL );
68       receivePacket( ds, &data );
69   }
70
71   void writeMem( uint mid, int as, uint start,
72                  int nw, int ds, uint *data )
73   {
74       sendPacket( CMD_SWM, 0, mid, as, start );
75       end = 0;
76       for ( i = 0; i < nw; i++ ) {
77           if ( i == (nw-1) ) end = 1;
78           sendPacket( CMD_WM, 0, end, ds, data[i] );
79       }
80   }
81
82   void readMem( uint mid, int as, uint start,
83                  int nw, int ds, uint *data )
84   {
85       sendPacket( CMD_SRM, 0, mid, as, start );
86       end = 0;
87       for ( i = 0; i < nw; i++ ) {
88           if ( i == (nw-1) ) end = 1;
89           sendPacket( CMD_RM, 0, end, ds, data[i] );
90           receivePacket( ds, &data[i] );
91       }
92   }
```

Fig.18